Nanowire transistors (NW Tr.) are promising for ultimate scaling. So far, NW Tr. has been intensively investigated to achieve higher CMOS performance [1] . In order to put NW Tr. into practical use, the reliability, such as negative bias temperature instability (NBTI), needs to be clarified. Although the larger degradation of NW Tr. by NBT stress due to the side surface of (110) plane has been reported [2], NBTI of NW Tr. has not been entirely understood yet. In this work, we clarify the key factor for the degradation by NBT stress in NW Tr. The NBTI measurement is systematically performed with respect to the dependence on width and height of NW channel. In addition, this paper shows the recovery phenomena of NBTI in NW Tr. The influence of the stress memorization technique (SMT) on NBTI is also studied.
Introduction
Nanowire transistors (NW Tr.) are promising for ultimate scaling. So far, NW Tr. has been intensively investigated to achieve higher CMOS performance [1] . In order to put NW Tr. into practical use, the reliability, such as negative bias temperature instability (NBTI), needs to be clarified. Although the larger degradation of NW Tr. by NBT stress due to the side surface of (110) plane has been reported [2] , NBTI of NW Tr. has not been entirely understood yet. In this work, we clarify the key factor for the degradation by NBT stress in NW Tr. The NBTI measurement is systematically performed with respect to the dependence on width and height of NW channel. In addition, this paper shows the recovery phenomena of NBTI in NW Tr. The influence of the stress memorization technique (SMT) on NBTI is also studied.
NBTI in NW Tr.
Threshold voltage shift (ΔV th ) by NBT stress was measured in tri-gate NW Tr. fabricated on (100) SOI wafers [1] . The gate oxide was formed by thermal SiO 2 . V th was extracted from extrapolation of the maximum transconductance. Fig.1 shows ΔV th by NBT stress in NW Tr. and planar SOI-Tr. NW height and SOI thickness are set to be 24 nm. ΔV th increases with the decrease in NW width, suggesting that the unique structure of NW channel, such as the side surface and/or the corner, causes NBT degradation. Fig.2 shows the channel height dependence of ΔV th . ΔV th of planar Tr with wide channel width is independent of SOI thickness. ΔV th of NW Tr, on the other hand, increases as NW height decreases, meaning that the contribution of the side surface channel decreases. These results mean that the side surface degradation such as side surface roughness cannot explain the enhanced NBT degradation in NW Tr. ΔV th with various NW widths and heights are plotted against effective channel width (W eff = W +2H), as shown in Fig.3 . Regardless of the proportion of top and side surface, ΔV th increases as W eff decreases, namely as the contribution of the corner increases. These results suggest that the ΔV th at the corner is the principal factor in NW Tr. Fig.4 shows the simulated electric field distribution in NW channel. The electric field at the corner of the NW is higher than that at the flat channel region. The electric field concentration at the corner is crucial for the ΔV th degradation by NBT stress in NW Tr with W eff .
The channel orientation dependence was examined. Fig.5 shows ΔV th of <110>-and <100>-channel NW Tr., whose side surface orientation is (110) and (100), respectively. ΔV th difference due to side surface orientation is negligibly small in NW Tr. with various NW width. In our previous study, ΔV th of bulk planar (110) Tr. was larger than (100) Tr. due to higher density of dangling bonds on (110) plane [3] . It is expected that the corner effect is so large to distinguish the difference in ΔV th between (100) and (110) side surfaces, or that NW side surface is severely degraded during the NW formation process so that the initial difference of (110) and (100) side surfaces cannot be distinguished in ΔV th . On the other hand, the drain current degradation at fixed gate overdrive is larger in NW Tr. with the side surface of (110) plane, as shown in Fig.6 . Even if the same amount of interface trap and charge trap were generated at (110) plane and (100) plane, the drain current degradation in (110) plane should be larger than that in (100) plane [3] . This is attributed to the larger mobility degradation in (110) plane. Since the mobility at fresh condition is higher in (110) plane because of the smaller effective mass, the effects of Coulomb scattering on the mobility is severer after the same amount of interface trap and charge trap generation. Fig.7 shows the temperature dependence of ΔV th . Although ΔV th of NW Tr. is larger than that of planar transistor in all the temperature range, similar temperature dependence of ΔV th was observed, indicating that the activation energy is the same among NW Tr. with various width and planar Tr. Therefore, microscopic generation mechanisms of interface trap and charge trap are the same in NW Tr. and planar Tr.
Recovery Phenomena in NW Tr.
Recently, the recovery phenomena in NBTI attract much attention because it makes difficult to estimate the sheer ΔV th under the real device operation. In order to acquire the recovery-free ΔV th , we performed a fast measurement with Agilent B1530A. Short measurement time less than 50 μsec enabled us to obtain the recovery free degradation. Fig.8 shows the results of the fast and conventional measurement of NBTI with NW and planar Tr. In order to compare the recovery between NW and planar Tr., the difference between ΔV th of the fast and conventional measurement, which is normalized by recovery free ΔV th , is shown in Fig.9 . Obviously, recovery in NW Tr. is smaller than that in planar Tr. Local charge trap at the NW corner possibly caused the smaller detrap rate which results in smaller amount of recovery.
Impact of Stress Memorization Technique on NBTI
Stress Memorization Technique (SMT) becomes a key technology in NW Tr. [4] . Although I d in NW pFET is slightly degraded with SMT, I d in NW nFET is largely enhanced. As a result, significant improvement of total CMOS performance is achieved even if SMT is applied in NW CMOS without additional removal process. However, the charge generated from the capping SiN during the SMT process is potential to enhance degradation by NBT stress. Hence, NBT degradation of NW Tr. with SMT process should be examined. Figs.10 and 11 show ΔV th of NW Tr. and planar Tr. with and without SMT process. ΔV th is found to be similar between NW Tr. with and without SMT process. Therefore, SMT process is useful without degradation of interface by NBT stress.
Conclusion
NBTI in NW Tr. were systematically studied with respect to the size, temperature, and side surface orientation. Larger amount of ΔV th by NBT stress were observed in NW Tr. which was considered to be attributed to the electric field concentration at the NW corner. Therefore, additional ingenuity is needed to diminish the corner effect. Furthermore, we found that the local charge trap at the NW corner lead to the smaller amount of recovery which was observed by the high speed measurement. Meanwhile, SMT process was found to be useful without degradation by NBT stress. 
